{"id":17540,"date":"2026-06-10T08:40:22","date_gmt":"2026-06-10T00:40:22","guid":{"rendered":"https:\/\/ab123.xyz\/?p=17540"},"modified":"2026-06-10T08:40:22","modified_gmt":"2026-06-10T00:40:22","slug":"%e8%8a%af%e6%9d%a5%e7%a7%91%e6%8a%80-nuclei-n300-%e7%b3%bb%e5%88%97%e8%bd%af%e6%a0%b8%e5%a4%84%e7%90%86%e5%99%a8%e5%9c%a8-fpga-%e4%b8%8a%e7%9a%84%e9%83%a8%e7%bd%b2%ef%bc%9a%e9%ab%98%e6%95%88%e3%80%81","status":"publish","type":"post","link":"https:\/\/ab123.xyz\/?p=17540","title":{"rendered":"\u82af\u6765\u79d1\u6280 Nuclei N300 \u7cfb\u5217\u8f6f\u6838\u5904\u7406\u5668\u5728 FPGA \u4e0a\u7684\u90e8\u7f72\uff1a\u9ad8\u6548\u3001\u7075\u6d3b\u7684\u5d4c\u5165\u5f0f\u89e3\u51b3\u65b9\u6848"},"content":{"rendered":"<p>\u82af\u6765\u79d1\u6280 Nuclei N300 \u7cfb\u5217\u662f\u4e00\u6b3e\u57fa\u4e8e RISC-V \u67b6\u6784\u7684 32 \u4f4d\u4f4e\u529f\u8017\u8f6f\u6838\u5904\u7406\u5668\uff0c\u4e13\u4e3a\u7269\u8054\u7f51\u3001\u8fb9\u7f18\u8ba1\u7b97\u548c\u5de5\u4e1a\u63a7\u5236\u7b49\u573a\u666f\u8bbe\u8ba1\u3002\u901a\u8fc7\u5c06\u5176\u90e8\u7f72\u5728 FPGA \u4e0a\uff0c\u5f00\u53d1\u8005\u80fd\u591f\u5feb\u901f\u9a8c\u8bc1\u5b9a\u5236\u5316 SoC \u67b6\u6784\uff0c\u5927\u5e45\u7f29\u77ed\u4ea7\u54c1\u4e0a\u5e02\u5468\u671f\u3002\u672c\u6587\u4ece\u529f\u80fd\u3001\u4f18\u52bf\u3001\u5e94\u7528\u573a\u666f\u53ca\u90e8\u7f72\u6d41\u7a0b\u56db\u4e2a\u7ef4\u5ea6\uff0c\u8be6\u7ec6\u89e3\u6790 N300 \u7cfb\u5217\u5728 FPGA \u4e0a\u7684\u843d\u5730\u5b9e\u8df5\u3002\u4e86\u89e3\u66f4\u591a\u4fe1\u606f\u53ef\u8bbf\u95ee <a href=\"https:\/\/nucleisys.com\" target=\"_blank\">\u82af\u6765\u79d1\u6280\u5b98\u65b9\u7f51\u7ad9<\/a>\u3002<\/p>\n<h2>N300 \u7cfb\u5217\u8f6f\u6838\u5904\u7406\u5668\u7684\u6838\u5fc3\u529f\u80fd<\/h2>\n<p>N300 \u7cfb\u5217\u652f\u6301 RV32IMAC \u6307\u4ee4\u96c6\uff0c\u96c6\u6210\u53ef\u914d\u7f6e\u7684\u4e2d\u65ad\u63a7\u5236\u5668\u3001\u8c03\u8bd5\u6a21\u5757\u548c\u603b\u7ebf\u63a5\u53e3\uff08\u5982 AHB-Lite\u3001APB\uff09\u3002\u5176\u6838\u5fc3\u7279\u6027\u5305\u62ec\uff1a<\/p>\n<ul>\n<li>\u53ef\u914d\u7f6e\u7684\u6d41\u6c34\u7ebf\u6df1\u5ea6\uff082 \u7ea7\u6216 3 \u7ea7\uff09\uff0c\u517c\u987e\u6027\u80fd\u4e0e\u529f\u8017<\/li>\n<li>\u5185\u7f6e\u786c\u4ef6\u4e58\u6cd5\u5668\u3001\u9664\u6cd5\u5668\u53ca\u539f\u5b50\u64cd\u4f5c\u652f\u6301<\/li>\n<li>\u4f4e\u5ef6\u65f6\u4e2d\u65ad\u54cd\u5e94\uff0c\u9002\u914d\u5b9e\u65f6\u6027\u8981\u6c42\u9ad8\u7684\u573a\u666f<\/li>\n<li>\u4e30\u5bcc\u7684\u5de5\u5177\u94fe\u652f\u6301\uff1aGCC\u3001LLVM\u3001Eclipse \u7b49<\/li>\n<\/ul>\n<h2>\u90e8\u7f72\u5728 FPGA \u4e0a\u7684\u663e\u8457\u4f18\u52bf<\/h2>\n<p>\u5c06 N300 \u8f6f\u6838\u90e8\u7f72\u4e8e FPGA\uff08\u5982 Xilinx Artix-7\u3001Altera Cyclone V\uff09\u80fd\u5e26\u6765\u4e09\u5927\u4f18\u52bf\uff1a<\/p>\n<h3>\u7075\u6d3b\u7684\u786c\u4ef6\u5b9a\u5236<\/h3>\n<p>\u5f00\u53d1\u8005\u53ef\u5728 FPGA \u4e0a\u52a8\u6001\u4fee\u6539\u5904\u7406\u5668\u5916\u56f4\u63a5\u53e3\uff08\u5982 GPIO\u3001UART\u3001SPI \u6570\u91cf\uff09\uff0c\u5b9e\u73b0\u82af\u7247\u7ea7\u539f\u578b\u9a8c\u8bc1\uff0c\u65e0\u9700\u6d41\u7247\u6210\u672c\u3002<\/p>\n<h3>\u5feb\u901f\u8fed\u4ee3\u9a8c\u8bc1<\/h3>\n<p>\u901a\u8fc7 FPGA \u7efc\u5408\u5de5\u5177\uff08\u5982 Vivado\u3001Quartus\uff09\u53ef\u5728\u6570\u5c0f\u65f6\u5185\u5b8c\u6210\u4ece RTL \u4ee3\u7801\u5230\u6bd4\u7279\u6d41\u751f\u6210\uff0c\u914d\u5408 N300 \u914d\u5957\u7684\u88f8\u673a SDK \u548c FreeRTOS \u79fb\u690d\u5305\uff0c\u52a0\u901f\u8f6f\u4ef6\u8c03\u8bd5\u3002<\/p>\n<h3>\u6210\u672c\u4f18\u5316<\/h3>\n<p>\u5bf9\u4e8e\u4e2d\u4f4e\u6279\u91cf\u4ea7\u54c1\uff0c\u57fa\u4e8e FPGA \u7684 N300 \u65b9\u6848\u53ef\u907f\u514d ASIC \u9ad8\u6602\u7684 NRE \u8d39\u7528\uff0c\u540c\u65f6\u4fdd\u6301\u63a5\u8fd1\u786c\u6838\u7684\u6027\u80fd\uff08\u5178\u578b\u5de5\u4f5c\u9891\u7387 100-200 MHz\uff09\u3002<\/p>\n<h2>\u5178\u578b\u5e94\u7528\u573a\u666f<\/h2>\n<ul>\n<li><strong>\u667a\u80fd\u4f20\u611f\u5668\u878d\u5408\u8282\u70b9<\/strong>\uff1a\u5229\u7528\u4f4e\u529f\u8017\u7279\u6027\u5904\u7406\u591a\u6a21\u6001\u4f20\u611f\u5668\u6570\u636e<\/li>\n<li><strong>\u8fb9\u7f18 AI \u63a8\u7406<\/strong>\uff1a\u7ed3\u5408 FPGA \u5185\u7684\u81ea\u5b9a\u4e49\u52a0\u901f\u5668\u6267\u884c\u8f7b\u91cf\u7ea7\u795e\u7ecf\u7f51\u7edc<\/li>\n<li><strong>\u5de5\u4e1a\u73b0\u573a\u603b\u7ebf\u63a7\u5236\u5668<\/strong>\uff1a\u652f\u6301 EtherCAT\u3001PROFINET \u7b49\u5b9e\u65f6\u534f\u8bae<\/li>\n<\/ul>\n<h2>\u5982\u4f55\u5feb\u901f\u5728 FPGA \u4e0a\u90e8\u7f72 N300<\/h2>\n<p>\u90e8\u7f72\u6d41\u7a0b\u5206\u4e09\u6b65\uff1a\u9996\u5148\uff0c\u4ece\u82af\u6765\u79d1\u6280\u5b98\u65b9 GitHub \u4ed3\u5e93\u83b7\u53d6 N300 RTL \u6e90\u7801\u53ca\u6d4b\u8bd5\u5e73\u53f0\uff1b\u5176\u6b21\uff0c\u5728 Vivado\/Quartus \u4e2d\u65b0\u5efa\u5de5\u7a0b\uff0c\u5c06\u6838\u5fc3\u6a21\u5757\u4f8b\u5316\u5e76\u5206\u914d\u5f15\u811a\u7ea6\u675f\uff1b\u6700\u540e\uff0c\u7f16\u8bd1\u751f\u6210\u6bd4\u7279\u6d41\u5e76\u4e0b\u8f7d\u81f3 FPGA \u5f00\u53d1\u677f\uff0c\u901a\u8fc7\u4e32\u53e3\u6253\u5370 \u201cHello World\u201d \u9a8c\u8bc1\u5904\u7406\u5668\u8fd0\u884c\u3002\u5b98\u65b9\u63d0\u4f9b\u8be6\u5c3d\u7684\u7528\u6237\u624b\u518c\u548c\u793a\u4f8b\u5de5\u7a0b\uff0c\u5e2e\u52a9\u5f00\u53d1\u8005\u96f6\u95e8\u69db\u5165\u95e8\u3002<\/p>\n","protected":false},"excerpt":{"rendered":"<p>\u82af\u6765\u79d1\u6280 Nuclei N300 \u7cfb\u5217\u662f\u4e00\u6b3e\u57fa\u4e8e RISC-V \u67b6\u6784\u7684 32 \u4f4d\u4f4e\u529f\u8017\u8f6f\u6838\u5904\u7406\u5668\uff0c\u4e13\u4e3a\u7269\u8054\u7f51\u3001 [&hellip;]<\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[4],"tags":[20898,20896,20897,20899,20895],"class_list":["post-17540","post","type-post","status-publish","format-standard","hentry","category-4","tag-fpga","tag-nuclei-n300","tag-risc-v","tag-20899","tag-20895"],"_links":{"self":[{"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/posts\/17540","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/ab123.xyz\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=17540"}],"version-history":[{"count":1,"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/posts\/17540\/revisions"}],"predecessor-version":[{"id":17541,"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/posts\/17540\/revisions\/17541"}],"wp:attachment":[{"href":"https:\/\/ab123.xyz\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=17540"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/ab123.xyz\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=17540"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/ab123.xyz\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=17540"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}