{"id":18192,"date":"2026-06-10T09:12:28","date_gmt":"2026-06-10T01:12:28","guid":{"rendered":"https:\/\/ab123.xyz\/?p=18192"},"modified":"2026-06-10T09:12:28","modified_gmt":"2026-06-10T01:12:28","slug":"risc-v-%e5%bc%80%e6%ba%90%e7%a1%ac%e4%bb%b6%e7%a4%be%e5%8c%ba%e9%a1%b9%e7%9b%ae%e6%8e%a8%e8%8d%90%ef%bc%9aserv%e3%80%81picorv32-%e7%ad%89%e5%85%a5%e9%97%a8-2","status":"publish","type":"post","link":"https:\/\/ab123.xyz\/?p=18192","title":{"rendered":"RISC-V \u5f00\u6e90\u786c\u4ef6\u793e\u533a\u9879\u76ee\u63a8\u8350\uff1aserv\u3001picorv32 \u7b49\u5165\u95e8"},"content":{"rendered":"<p>RISC-V \u4f5c\u4e3a\u4e00\u4e2a\u5f00\u653e\u6307\u4ee4\u96c6\u67b6\u6784\uff0c\u6b63\u5728\u5168\u7403\u8303\u56f4\u5185\u6380\u8d77\u5f00\u6e90\u786c\u4ef6\u8bbe\u8ba1\u7684\u70ed\u6f6e\u3002\u5bf9\u4e8e\u60f3\u8981\u5165\u95e8 RISC-V \u5185\u6838\u8bbe\u8ba1\u7684\u5f00\u53d1\u8005\u800c\u8a00\uff0c\u793e\u533a\u4e2d\u6709\u8bb8\u591a\u6210\u719f\u4e14\u9ad8\u8d28\u91cf\u7684\u9879\u76ee\u53ef\u4ee5\u53c2\u8003\u5b66\u4e60\u3002\u672c\u6587\u63a8\u8350 serv\u3001picorv32 \u7b49\u7ecf\u5178\u5f00\u6e90\u9879\u76ee\uff0c\u5e76\u9644\u4e0a\u5b98\u65b9\u8d44\u6e90\u5165\u53e3\uff0c\u5e2e\u52a9\u4f60\u5feb\u901f\u4e0a\u624b\u3002<\/p>\n<h2>serv\uff1a\u6700\u5c0f\u5316\u7684\u53ef\u7efc\u5408 RISC-V \u6838<\/h2>\n<p>serv \u662f\u4e00\u4e2a\u91c7\u7528\u4f4d\u4e32\u884c\u67b6\u6784\u7684 RISC-V RV32I \u5185\u6838\uff0c\u5176\u8bbe\u8ba1\u76ee\u6807\u662f\u5728\u4fdd\u8bc1\u517c\u5bb9\u6027\u7684\u524d\u63d0\u4e0b\u5b9e\u73b0\u6781\u5c0f\u7684\u786c\u4ef6\u8d44\u6e90\u5360\u7528\u3002serv \u4f7f\u7528 SystemVerilog \u7f16\u5199\uff0c\u9762\u79ef\u4ec5\u7ea6 150 LUT\uff0c\u975e\u5e38\u9002\u5408\u5d4c\u5165\u5728\u4f4e\u6210\u672c FPGA \u6216 ASIC \u4e2d\u3002\u8be5\u9879\u76ee\u7684\u4f18\u52bf\u5728\u4e8e\u4ee3\u7801\u7ed3\u6784\u6e05\u6670\u3001\u6587\u6863\u8be6\u5c3d\uff0c\u662f\u7406\u89e3 RISC-V \u5904\u7406\u5668\u6d41\u6c34\u7ebf\u539f\u7406\u7684\u7edd\u4f73\u6559\u6750\u3002\u4f60\u53ef\u4ee5\u901a\u8fc7 serv \u7684\u5b98\u65b9\u4ed3\u5e93\u83b7\u53d6\u5b8c\u6574\u6e90\u4ee3\u7801\u548c\u6d4b\u8bd5\u7528\u4f8b\u3002<\/p>\n<h3>serv \u7684\u6838\u5fc3\u529f\u80fd<\/h3>\n<ul>\n<li>\u652f\u6301 RV32I \u57fa\u672c\u6574\u6570\u6307\u4ee4\u96c6<\/li>\n<li>\u4f4d\u4e32\u884c\u6267\u884c\u5355\u5143\uff0c\u663e\u8457\u964d\u4f4e\u903b\u8f91\u95e8\u6570<\/li>\n<li>\u53ef\u914d\u7f6e\u7684\u5b58\u50a8\u63a5\u53e3\uff0c\u9002\u914d\u4e0d\u540c\u5185\u5b58\u65b9\u6848<\/li>\n<li>\u5b8c\u6574\u7684 Verilator \u4eff\u771f\u73af\u5883\uff0c\u4fbf\u4e8e\u8c03\u8bd5<\/li>\n<\/ul>\n<h2>picorv32\uff1a\u8f7b\u91cf\u7ea7 RISC-V \u8f6f\u6838<\/h2>\n<p>picorv32 \u7531\u77e5\u540d\u82af\u7247\u8bbe\u8ba1\u4e13\u5bb6 Clifford Wolf \u5f00\u53d1\uff0c\u662f\u76ee\u524d GitHub \u4e0a\u661f\u6807\u6570\u6700\u9ad8\u7684 RISC-V \u5f00\u6e90\u8f6f\u6838\u4e4b\u4e00\u3002\u5b83\u4ec5\u7528\u7ea6 750-1500 \u4e2a LUT \u5373\u53ef\u5b9e\u73b0\u5b8c\u6574\u7684 RV32I MC\uff0c\u5e76\u4e14\u652f\u6301\u53ef\u9009\u7684\u4e58\u9664\u6307\u4ee4\u6269\u5c55\u3001\u4e2d\u65ad\u63a7\u5236\u5668\u548c\u8c03\u8bd5\u6a21\u5757\u3002picorv32 \u7684\u4ee3\u7801\u91c7\u7528 Verilog \u7f16\u5199\uff0c\u6781\u5176\u7d27\u51d1\uff0c\u975e\u5e38\u9002\u5408\u5728\u8d44\u6e90\u53d7\u9650\u7684 FPGA \u4e0a\u8fd0\u884c\u3002\u5176\u5b98\u65b9\u6587\u6863\u4e2d\u9644\u6709\u8be6\u7ec6\u7684\u5165\u95e8\u6307\u5357\uff0c\u5305\u62ec\u5982\u4f55\u5c06 picorv32 \u96c6\u6210\u5230\u73b0\u6709 SoC \u8bbe\u8ba1\u4e2d\u3002<\/p>\n<h3>picorv32 \u5e94\u7528\u573a\u666f<\/h3>\n<ul>\n<li>\u7269\u8054\u7f51\u7ec8\u7aef\u8bbe\u5907\u7684\u534f\u5904\u7406\u5668<\/li>\n<li>\u5b66\u672f\u6559\u5b66\u4e2d\u7684\u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784\u5b9e\u9a8c<\/li>\n<li>\u4f4e\u6210\u672c FPGA \u5f00\u53d1\u677f\u7684\u5d4c\u5165\u5f0f\u7cfb\u7edf<\/li>\n<\/ul>\n<h2>\u5176\u4ed6\u503c\u5f97\u5173\u6ce8\u7684\u793e\u533a\u9879\u76ee<\/h2>\n<p>\u9664\u4e86 serv \u548c picorv32\uff0cRISC-V \u793e\u533a\u8fd8\u6d8c\u73b0\u51fa\u4e0d\u5c11\u4f18\u79c0\u9879\u76ee\u3002\u4f8b\u5982 VexRiscv \u91c7\u7528\u6d41\u6c34\u7ebf\u67b6\u6784\u4e14\u6027\u80fd\u66f4\u9ad8\uff0csyntacore \u7684 scr1 \u6838\u652f\u6301 RV32IMC \u5e76\u914d\u6709\u5b8c\u6574\u5de5\u5177\u94fe\u3002\u5efa\u8bae\u65b0\u7528\u6237\u4ece picorv32 \u5165\u95e8\uff0c\u719f\u6089\u57fa\u672c\u4ee3\u7801\u7ed3\u6784\u540e\uff0c\u518d\u5c1d\u8bd5 serv \u7684\u4f4d\u4e32\u884c\u8bbe\u8ba1\u601d\u60f3\uff0c\u6700\u540e\u63a2\u7d22 VexRiscv \u7684\u4e2d\u7b49\u6027\u80fd\u6838\u3002<\/p>\n<p>\u6240\u6709\u63a8\u8350\u9879\u76ee\u7684\u5b98\u65b9\u94fe\u63a5\u5747\u53ef\u901a\u8fc7\u4ee5\u4e0b\u7f51\u7ad9\u83b7\u53d6\uff1a<a href=\"https:\/\/riscv.org\" target=\"_blank\">RISC-V \u56fd\u9645\u57fa\u91d1\u4f1a\u5b98\u65b9\u7f51\u7ad9<\/a>\uff0c\u8be5\u7f51\u7ad9\u6c47\u603b\u4e86\u793e\u533a\u7ef4\u62a4\u7684\u5f00\u653e\u6838\u5217\u8868\u3001\u5f00\u53d1\u677f\u4fe1\u606f\u548c\u6587\u6863\u76ee\u5f55\u3002\u8bbf\u95ee\u8be5\u7ad9\u53ef\u627e\u5230\u6bcf\u4e2a\u9879\u76ee\u7684 GitHub \u4ed3\u5e93\u5730\u5740\u4e0e\u6700\u65b0\u53d1\u5e03\u7248\u672c\u3002<\/p>\n<h3>\u5982\u4f55\u4f7f\u7528\u8fd9\u4e9b\u9879\u76ee\u5165\u95e8<\/h3>\n<p>\u5efa\u8bae\u6309\u7167\u4ee5\u4e0b\u6b65\u9aa4\u5b9e\u8df5\uff1a\u9996\u5148\u5728 GitHub \u4e0a\u4e0b\u8f7d picorv32 \u6e90\u7801\uff0c\u4f7f\u7528 Icarus Verilog \u6216 Verilator \u8fdb\u884c\u4eff\u771f\uff1b\u7136\u540e\u5c1d\u8bd5\u4fee\u6539\u5b58\u50a8\u5668\u6620\u5c04\uff0c\u8fd0\u884c\u7b80\u5355\u7684 C \u7a0b\u5e8f\uff1b\u63a5\u7740\u6362\u7528 serv \u9879\u76ee\uff0c\u5bf9\u6bd4\u4e24\u8005\u9762\u79ef\u548c\u65f6\u5e8f\u5dee\u5f02\u3002\u901a\u8fc7\u52a8\u624b\u64cd\u4f5c\uff0c\u4f60\u5c06\u6df1\u523b\u7406\u89e3 RISC-V \u67b6\u6784\u7684\u7075\u6d3b\u6027\u3002<\/p>\n","protected":false},"excerpt":{"rendered":"<p>RISC-V \u4f5c\u4e3a\u4e00\u4e2a\u5f00\u653e\u6307\u4ee4\u96c6\u67b6\u6784\uff0c\u6b63\u5728\u5168\u7403\u8303\u56f4\u5185\u6380\u8d77\u5f00\u6e90\u786c\u4ef6\u8bbe\u8ba1\u7684\u70ed\u6f6e\u3002\u5bf9\u4e8e\u60f3\u8981\u5165\u95e8 RISC-V \u5185\u6838\u8bbe [&hellip;]<\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[4],"tags":[21253,20932,21252,20953,21265],"class_list":["post-18192","post","type-post","status-publish","format-standard","hentry","category-4","tag-picorv32","tag-risc-v","tag-serv","tag-20953","tag-21265"],"_links":{"self":[{"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/posts\/18192","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/ab123.xyz\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=18192"}],"version-history":[{"count":1,"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/posts\/18192\/revisions"}],"predecessor-version":[{"id":18193,"href":"https:\/\/ab123.xyz\/index.php?rest_route=\/wp\/v2\/posts\/18192\/revisions\/18193"}],"wp:attachment":[{"href":"https:\/\/ab123.xyz\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=18192"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/ab123.xyz\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=18192"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/ab123.xyz\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=18192"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}